Issue 13 · Nov 2–8, 2026Editions · Glossary · Archive · Method · RSS · HU / ENG

News of the AI era, curated weekly

Glossary › Infrastructure

advanced packaging

advancedwidespread

A collective term for chip assembly processes that integrate multiple separate chips—such as a processor and memory—into a single, densely interconnected unit to work together faster and more efficiently.

In plain terms

After a chip is manufactured, it must be packaged: it receives a casing that protects it, dissipates heat, and connects it to the outside world. For a long time, this packaging was considered dull, cheap finishing work. With advanced packaging, however, the packaging itself has become a source of performance.

Imagine a city where government offices are in single-story buildings far apart from one another, and files are carried between them along country roads. Advanced packaging moves them into adjacent rooms and floors of a single office building, connected by corridors and elevators. The same offices do the work, but they reach each other much faster.

This is decisive for AI chips because the computing chip must exchange enormous amounts of data with the fast memory sitting next to it. If the two are too far apart, even if the processor is fast, data traffic becomes the bottleneck.

The best-known such method is Taiwan's TSMC CoWoS technology. This is used to build major AI accelerators, including Nvidia's data center chips.

How it works

  1. The manufacturer produces each chip separately: the logic chip that performs calculations and the high-bandwidth memory (HBM), which itself consists of multiple stacked layers.
  2. The chips are mounted on an intermediate carrier, called an interposer. This is a thin plate, mostly made of silicon, containing an extremely dense wiring network, much denser than on a traditional circuit board.
  3. Contact is provided by tens of thousands or even hundreds of thousands of tiny solder balls and by wires running vertically through the silicon, so the signal travels a very short path from one chip to the other.
  4. The assembled unit is mounted on a larger carrier board, receives a cooling surface, and is thoroughly tested, because a single faulty connection can render the entire expensive package scrap.
  5. The assembled module looks like a single large chip from the outside and is installed in servers this way.

An everyday example

When you read in the news that there is a shortage of AI chips and you must wait months for delivery, the cause is often not chip manufacturing, but insufficient packaging capacity for their assembly. This indirectly influences how much the chatbot or AI agent you use daily costs and how quickly it responds.

Who is affected

bank customer, investorThe share prices of chipmakers, packaging companies and AI companies are strongly driven by how much advanced packaging capacity is available. → Money
entrepreneur, executiveDue to the packaging bottleneck, the computing capacity behind AI services, on which your company relies, may become more expensive or delayed.
industrial worker, engineerPackaging is one of the fastest-growing areas of the semiconductor industry, with new plants and new professional knowledge requirements. → Industry
everyoneThe price, speed, and availability of AI tools depend partly on how many such chips the world can assemble.

A common misconception

MythPackaging is just a plastic box around the chip; the essence is decided during chip manufacturing.
In realityThe performance of today's AI chips depends significantly on how the processor and memory are connected within the package. In recent years, it has repeatedly been the shortage of packaging capacity that limited the supply of AI chips.

Limits and risks

Similar, but not the same

Related concepts

Broader

semiconductor manufacturing, AI infrastructure, chip supply chain

Narrower

CoWoS, interposer, 3D chip stacking, hybrid bonding

On the edge

AI accelerator, GPU, high-bandwidth memory (HBM), chiplet, data center

A brief history

TSMC introduced the CoWoS process in the early 2010s, which remained a niche solution for a long time. It became globally known during the generative AI boom in 2023, when it turned out that one of the main causes of the AI chip shortage was precisely the scarcity of packaging capacity.

Where things stand

By the end of 2026, virtually all high-end AI chips use advanced packaging, and manufacturers have been expanding capacity at a rapid pace for years. Demand continues to push the limits of supply, and work is already underway on the next solutions: larger, panel-based, and glass-substrate packaging.

Status: 2026 November

In the news

Appears in 1 Agent Age stories; the curve shows weekly occurrence in the news magazine.

Also known as

advanced packaging · advanced packaging · advanced chip packaging · advanced packaging · CoWoS · Chip-on-Wafer-on-Substrate · 2.5D packaging · 3D packaging

Sources

This entry was machine-edited and has undergone machine expert review; the “In the news” section updates automatically from Agent Age stories.